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A Comprehensive Study of Short-Circuit
Ruggedness of Silicon Carbide
Power MOSFETs
Gianpaolo Romano, Asad Fayyaz, Michele Riccio, Luca Maresca, Giovanni Breglio,
Alberto Castellazzi, Member, IEEE, and Andrea Irace, Senior Member, IEEE
Abstract— The behavior of silicon carbide (SiC) power1
MOSFETs under stressful short-circuit (SC) conditions is inves-2
tigated in this paper. Two different SC failure phenomena for3
SiC power MOSFETs are thoroughly reported. Experimental4
evidence and TCAD electrothermal simulations are exploited to5
describe and discriminate the failure sources. Physical causes are6
finally investigated and explained by means of properly calibrated7
numerical investigations and are reported along with their effects8
on devices’ SC capability.9
Index Terms— Short-circuit (SC) failure mechanism,10
SC ruggedness, silicon carbide (SiC) power MOSFETs, thermal11
runaway.12
I. INTRODUCTION13
S ILICON carbide (SiC) power MOSFETs have experienced14 rapid technological developments, making them a com-15
mercial reality in the field of power semiconductor devices.16
Such devices are gradually replacing silicon device counter-17
parts in different power electronic systems. Their application18
range includes energy conversion and distribution, avionics19
and automotive, renewable energy, and electric traction. The20
major upsides come from several material features generally21
considered superior to those of silicon [1], [2]. Higher critical22
electric field, lower leakage current, and higher thermal con-23
ductivity, to name a few, reflect a lower ON resistance, a higher24
switching frequency, and a better temperature capability for25
SiC devices. Even though over the years there has been a fast26
progress in device technology [3], which allowed for the27
production of commercial devices with better performances28
(switching frequency, power efficiency, long term reliabil-29
ity, etc.), there is still margin for quality and cost improvement.30
The cost of single device is not yet competitive but benefits31
can become dominant at application level where compact and32
highly efficient systems could be realized [4], [5].33
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In recent years, many works [6]–[10] have carried out 34
investigation and characterization of reliability of SiC devices; 35
nevertheless, many issues still have to be fully addressed. 36
Through in-depth investigations it will be possible to 37
suggest design rules and engineering improvements that will 38
push up devices’ performance boundaries. 39
In order to define their limit to withstand the most demand- AQ:140
ing working operations, devices are usually analyzed during 41
highly stressful conditions, that is, most commonly during 42
unclamped inductive switching and short circuit (SC), 43
two routine techniques regularly used for characterizing silicon 44
power devices (see [11], [12]). 45
An SC event can occur in a variety of ways in an industrial 46
environment. This is especially true for motor driving systems, 47
where different kinds of protection circuits were proposed to 48
avoid catastrophic failure during overload and SC events at 49
the inverter stage (see [13]–[16]). Therefore, in this scenario, 50
a device should be designed to have reasonable SC withstand 51
time prior to the intervention of the protection circuitry. 52
Nevertheless, this could not be achieved without an under- 53
standing of the underlying physical mechanisms that bring the 54
device to failure. 55
In the recent past, different papers addressed the SC robust- 56
ness of SiC power MOSFETs. In [17]–[19], an experimental 57
evaluation of robustness and performances of commercially 58
available devices was given. The reported results showed 59
the weakness of the gate during SC tests and at different 60
failure modes. Experiments on SiC power MOSFET and 61
JFET were carried out in [20] under SC fault condition. 62
The device temperature was also estimated to be very high, 63
leading to melting of aluminum and finally to device failure. 64
Wide experimental data on different commercial devices and 65
numerical investigations through electrically and thermally 66
coupled models were exploited to analyze the temperature 67
dependence of SC withstanding capability in [21]. In [22], 68
electrothermal simulations are shown to analyze the SC SOA 69
using compact models. Reference [23] presents numerical 70
and experimental analyses of a failure mode during pulsed 71
overcurrent. However, these results did not examine the pos- 72
sible failure mode in SC, which must be analyzed through 73
testing and modeling. In this context, the aim of this paper 74
is to present an interpretation of the inner physical dynam- 75
ics limiting the SC capability of SiC MOSFETs. A broad 76
set of experimental measurements is performed to evaluate 77
2168-6777 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
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Fig. 1. (a) Simulated structure (not in scale). (b) Mixed-mode schematic.
different SC failure modes of commercially available78
SiC MOSFETs.79
After an introduction, in Section II, both the experimen-AQ:2 80
tal and simulation methods used to carry out the analysis81
are illustrated, giving information on the test setup and the82
TCAD structure. Section III reports in detail the main results83
gained, and their analysis leads to determining two separate84
failure modes. In Section IV, the physical phenomena limiting85
the SC reliability of devices are discussed, recognizing that86
temperature is the main impacting factor.87
II. ANALYSIS APPROACHES88
Experimental data were collected through extensive testing89
of commercially available devices that were characterized90
during the failure event under different operating conditions.91
The outcomes were subsequently investigated, and with the92
aid of numerical electrothermal simulations, the physical93
mechanisms involved in the failure event have been properly94
inspected, giving an insight into different phenomena occur-95
ring inside the device.96
A. Simulated Structure97
Thanks to device symmetry, a half elementary cell of a98
planar MOSFET [Fig. 1(a)] was reproduced for this study and99
analyzed with the TCAD Synopsys Suite.100
Even though the structure was calibrated to match the101
behavior of a commercial device, it does not represent the102
Fig. 2. Measured (symbols) and simulated (solid) isothermal ID–VGS
characteristics (VDS = 20 V).
actual device structure. Hence, it could be taken as a more 103
general case study. Theoretical assumptions and literature data 104
(see [24]) were used to define doping and dimensions [reported 105
in Fig. 1(a)]. Principal models and corresponding parameters 106
are listed in the Appendix. For simulation purpose, body and 107
source terminals were physically separated but connected at 108
the same electrical node. 109
Mixed-mode simulations were performed, in which a phys- 110
ically based device was placed alongside a circuit descrip- 111
tion (in a SPICE netlist format) as depicted in Fig. 1(b). 112
Additional components were included to consider the parasitic 113
elements introduced in a real circuit by wires and connections. 114
Specifically, stray inductance and parasitic resistance on 115
the source loop (LS , RS) affect the di /dt during the turn-ON 116
phase; stray inductance on the drain (L D) is responsible for 117
voltage spikes during switching transients. Fig. 1(b) shows 118
their estimated values. 119
It is well known that temperature strongly affects the 120
behavior of power devices, and therefore self-heating effects 121
could not be neglected. Accordingly, temperature-dependent 122
parameters were included, and heat generation and transport 123
equations were solved in conjunction with semiconductor 124
equations. The thermal problem was solved applying the 125
isothermal condition on the back of the device (TCASE) and 126
adiabatic conditions on the remaining edges. 127
In order to reflect the operation of an actual device, 128
the structure was calibrated obtaining a suitable match with 129
isothermal ID–VGS characteristics of a 1.2-kV 36-A 80-m 130
commercial device [25], selected as case study. The curves 131
were measured at VDS = 20 V by means of a pulsed curve 132
tracer and are illustrated in Fig. 2 for backside temperatures 133
of 300 and 410 K. 134
The calibration procedure implied the choice of suitable 135
physical models (e.g., mobility doping dependence, carrier 136
recombination, etc.) and the proper tuning of their parameters. 137
Device behavior is largely dependent on the quality of the 138
oxide–semiconductor interface and could not be correctly 139
reproduced without including fixed charges and trap lev- 140
els usually present therein. References [26] and [27] have 141
reported the impact of interface defects and dislocations on 142
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Fig. 3. Test setup diagram.
MOSFET devices. These trap levels are commonly considered143
to be acceptor-like above mid-gap energy Ei , i.e., negatively144
charged when occupied. One of the effects is a positive shift of145
the threshold voltage, which can then be analytically expressed146
as [28]147
VTH = VFB + 2φB148
+
1
COX
(√
2εsq NA(2φB)+ q
∫ Ei+qφB
Ei
Dit(E)d E
)
149
(1)150
where Dit is the interface trap density, and other symbols have151
the common meaning. Furthermore, the filled traps give rise152
to Coulomb scattering that turns into a mobility decrease of153
channel electrons flowing close to the surface.154
The number of filled traps decreases as the temperature155
increases since trapped electrons tend to be emitted. This leads156
to a lowering of the threshold voltage. In addition, both a157
reduction in Coulomb scattering and a higher number of free158
carriers improve the channel mobility. Therefore, there is a159
temperature range in which mobility actually increases with160
temperature, until all electrons are released.161
B. Experimental Setup162
SC tests were performed on the aforementioned device for163
different operating conditions (i.e., VDS, TCASE, VGS, tPULSE).164
In addition, in order to give a widespread validation ofAQ:3 165
the obtained results, other manufactures’ devices that were166
1.2-kV 80-m rated were tested [29], [30].167
A schematic of the experimental system is shown in168
Fig. 3. The gate driving system consists of a MCP1404 driver169
IC manufactured by Microchip and a 5- gate resistor. The170
gate voltage goes from 0 to 20 V. Voltage is applied by171
a HVdc power supply, and it is held during the SC pulse172
by a 1-mF capacitor bank. The DUT is placed on a hotAQ:4 173
plate through which it is possible to set the case temperature.174
A custom advanced infrared (IR) thermography system, fully175
described in [31], was used to acquire the surface temperature176
of the device during the SC test. Featuring an equivalent177
time sampling technique, it is able to acquire fast transient178
dynamics, with 1 MHz equivalent frame rate. Thus, it is179
possible to track the temperature evolution, and therefore the180
current distribution, during the applied SC pulse. In addition,181
the system allows a single-shot capture of the temperature182
map at any desired time instant along the test. This feature183
Fig. 4. ID short-circuit waveforms (VDS = 600 V; VGS = 16 V;
TCASE = 75 °C; CREE).
was used, as will be shown later, to catch the heat spreading 184
at its maximum, i.e., at the pulse turn-OFF edge. If the device 185
fails, this corresponds to spotting the current distribution right 186
before the failure event, which could lead to useful information 187
about the failure mechanism itself. IR camera integration time 188
was set to 1 µs and a two-point calibration procedure was 189
performed to compensate the emissivity contrast effect [32]. 190
Furthermore, due to high temperature reached during the 191
experiment exceeding the camera calibration range, thermal 192
images were elaborated in postprocessing to represent the 193
normalized temperature increase 194
Tn =
T − T0
Tmax − T0
(2) 195
where T0 is the case temperature and Tmax is the maximum 196
temperature for each thermal map. 197
III. EXPERIMENTAL AND SIMULATION RESULTS 198
This paragraph describes the main results obtained through 199
experiments and simulations. Tests were carried out using two 200
distinct approaches: 201
1) short pulses (≤20 µs) at high voltage (≥400 V); 202
2) long pulses (100 µs) at low voltage (≤200 V). 203
Based on the results it was possible to infer two different 204
failure mechanisms during SC, both related to temperature 205
increase inside the structure, as will be discussed later. 206
A. High-Voltage Short-Pulse Tests 207
In the following, the most relevant results are summa- 208
rized. From single-pulse SCt waveforms (Figs. 4 and 5), the 209
appearance of two phenomena becomes immediately evident; 210
specifically, the current tends to change slope at the end of 211
the pulse and current tails, usually present in bipolar devices, 212
which originate after the turn OFF. 213
These effects were already reported in [33], and they are 214
present in different devices as well, upheld by test results 215
(Figs. 6 and 7). 216
Generally, it is an uncommon behavior for a power 217
MOSFET, since as a unipolar device, it should not have any 218
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Fig. 5. ID short-circuit waveforms (VDS = 800 V; VGS = 18 V;
TCASE = 150 °C; CREE).
Fig. 6. ID short-circuit waveforms (VDS = 400 V; VGS = 20 V;
TCASE = 27 °C; ST).
Fig. 7. ID short-circuit waveforms (VDS = 600 V; VGS = 18 V;
TCASE = 27 °C; ROHM).
current tails, and it should have a negative current slope when219
biased above the temperature compensation point.220
These two effects could be considered temperature related,221
since as the pulse length increases and/or applied voltage and222
Fig. 8. Simulated drain current and surface temperature (VDS = 400 V;
VGS = 18 V; TCASE = 27 °C).
Fig. 9. Details of current tails (solid line) and hole current (dashed line)
from the simulation of Fig. 8 (VDS = 400 V; VGS = 18 V; TCASE = 27 °C).
Fig. 10. Temperature distribution at t = 18.5 µs (VDS = 400 V; VGS = 18 V;
TCASE = 27 °C, scale in K).
back temperature are higher, they become more and more 223
relevant up to device catastrophic failure. 224
Deeper investigations were carried through physical elec- 225
trothermal simulations. 226
In Fig. 8, simulated drain current waveforms are depicted 227
along with the average surface temperature; the same behav- 228
ior observed experimentally has also been reproduced. The 229
first interesting result can be pointed out (Fig. 9): the for- 230
mation of hole current flowing out of the body terminal. 231
It becomes visible when the current starts to change its slope. 232
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Fig. 11. Simulated hole current density (VDS = 400 V; VGS = 18 V; TCASE = 27 °C).
The second aspect that can be spotted is that the heat is mainly233
generated in the JFET region and an extreme high-temperature234
peak value is reached therein (Fig. 10). Fig. 11 depicts the235
hole current density at different time instants along a 18.5-µs236
SC pulse. In the beginning, the hole concentration has a very237
low value, and therefore the leakage current of the body/drift238
p-n junction is negligible. As the temperature increases, it239
leads to an increase in the number of holes, and consequently240
leakage current keeps increasing gradually. This phenomenon241
gives rise to the hole current coming out the body terminal.242
Using formulas and values reported in [24], [34], and [35],243
it is possible to carry out an approximate estimation of the244
leakage current as a function of temperature245
js = qn2i
(
Dp
L p ND
)
(3)246
where Dp and L p (1–2 µm, [24]) are the diffusivity and the247
diffusion length, respectively, and ni is given by248
ni = 1.7 · 1016T 3/2e−2.08·10
4/T (4)249
Dp can be calculated from mobility µp250
µp = 125
(
T
300
)−2.7
. (5)251
Combining (3)–(5) with the assumption of a device approxi-252
mately 3 mm×3 mm and SiC physical parameters from [36],253
the leakage current can roughly be estimated to be ∼30 A254
at T = 2000 K. Far from being an accurate calculation,255
this result indicates the temperature range in which the leak-256
age current is expected to have a value comparable to the257
ON-state current value during SC, that is, when the device258
is experiencing thermal runaway. On the other hand, to get259
a current tail similar to the one experimentally observed, the260
temperature peak value should not be much far from the one261
obtained in simulation. Thus, holes are thermally generated262
due to locally elevated temperature increase. The electric field263
in the drift region drags the generated carriers toward the top264
of the device. Hole density keeps increasing until a certain265
Fig. 12. Simulated drain current and surface temperature (VDS = 800 V;
VGS = 18 V; TCASE = 27 °C).
point along the body/drift edge when the p-n junction does not 266
exist anymore. This is due to excessive carrier concentration 267
that punches through the junction. 268
Obviously, electrons are thermally generated at the same
AQ:5
269
time and are free to flow from source to drain even when the 270
applied gate voltage is zero. The current tail is indeed built up 271
by the merging of the aforementioned leakage currents. The 272
tail then slowly decreases to zero within a time linked to the 273
one needed to remove all the generated carriers. Nevertheless, 274
the leakage current could reach a level at which thermal 275
runaway takes place leading to device failure. This is a positive 276
feedback phenomenon inducing an uncontrollable increase in 277
the drain current up to MOSFET destruction (Fig. 13). It is 278
furthermore inferred that these devices do not comply with the 279
usual required SC capability of silicon power devices, which AQ:6280
is at the minimum withstanding a SC pulse of 10 µs with 281
two-third rated voltage applied. 282
To better comprehend the inner device dynamics preceding 283
the failure event (i.e., during the current tail), temperature 284
distribution was acquired at the turn OFF of a 8-µs SC pulse. 285
To easily accomplish this task, the temperature evolution was 286
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Fig. 13. ID short-circuit waveforms (VDS = 800 V; VGS = 18 V;
TCASE = 27 °C; CREE).
Fig. 14. ID short-circuit waveforms (VDS = 600 V; VGS = 18 V;
TCASE = 27 °C; CREE).
slowed down choosing VDS = 600 V. The thermal map of287
Fig. 15 corresponds to the current distribution at turn OFF,288
that is, just before the failure event (as indicated in the figure).289
It clearly reveals that the failure arises from high power densityAQ:7 290
being confined to an extremely small area (encircled red dots291
in the figure) corresponding to the formation of a hot spot.292
When there is local growth of leakage carriers, a cluster293
of adjacent cells might tend to drain more current triggering294
the thermal runaway event. The current crowds in a limitedAQ:8 295
portion of the total area, activating a self-sustained process that296
promptly entails the creation of the hot spot. The increase in297
the current at the end of the SC pulse (before thermal runaway298
takes place) is much more pronounced in simulation than299
in experimental waveforms. It is a consequence of the used300
simulation approach, in which just a single cell is investigated.301
Thus, the electrothermal interaction with surrounding cells,302
leading to a stronger positive feedback, is not taken into303
account.304
Nonetheless, the mechanism explained above is not the only305
source of failure that was observed.306
At some different applied conditions, for which the power307
applied is lower (e.g., the one in Fig. 16), current tails still308
appear but the device experiences a different phenomenon.309
Fig. 15. Normalized temperature increase at t = 8 µs for the experiment
of Fig. 14.
Fig. 16. ID short-circuit waveforms (VDS = 400 V; VGS = 18 V;
TCASE = 27 °C; CREE).
For this test, SC pulses of gradually increasing width were 310
applied to the DUT and thermal maps were acquired at 311
the end of each experiment. After a certain pulse length 312
(17 µs in this case), the device does not turn ON anymore. 313
Inspection of temperature distribution at the end of different 314
pulses (Fig. 17) illustrates areas on the device surface that are 315
activated partially. Focusing on the encircled area of Fig. 17(b) 316
and the same device portion in Fig. 17(a), a transition from an 317
almost uniform current to a less homogeneous one is visible. 318
Since for a MOSFET without any unstable behavior the current 319
should expand in all active areas, it could be assumed that 320
those areas were somehow degraded. They are thus prone 321
to carry less current, eventually being inoperative. Moreover, 322
a residual resistance of tens of ohms was measured between 323
the gate and the source. 324
B. Low-Voltage Long-Pulse Tests 325
In order to try to get a better understanding of the origin 326
of the aforementioned observed failure, different tests were 327
performed. Devices were subjected to SC for long pulse widths 328
(100 µs) but with a low applied voltage (<250 V). In this 329
way, it is possible to slow down the temperature dynamics, 330
and hence to analyze the device response to long thermal 331
stress. The pulse length is kept constant and the voltage 332
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Fig. 17. Normalized temperature increase for the experiment of Fig. 16 at
(a) t = 10 µs and (b) t = 17 µs.
is increased at each step. Resulting current waveforms at333
different VDS are reported in Fig. 18, where the effect of334
temperature rise on the current profile is clearly visible. When335
a certain voltage value is reached (175 V in this case), the336
device is not able to withstand the entire pulse duration and337
fails after approximately 85 µs, corresponding to the time338
instant at which the drain current drops to zero. In addition,339
it is interesting to note that, at the same time, the gate–source340
voltage drops to zero as well, and the gate current suddenly341
increases (Fig. 18). It is then straightforward to assume that342
the device turned OFF because an SC had happened between343
the gate and the source, confirmed by the subsequent measure344
of RGS (<1 ). It could be supposed that the metallization345
and/or passivation layers on the top of a MOSFET might be346
melted or somehow corrupted.347
Hence, in this case, the device does not undergo catastrophic348
failure as previously explained, but it is not operative anymore349
because of damage to the gate/source structure.350
IV. DISCUSSION351
After description in the previous section, here an explana-352
tion of different failure mechanisms during SC for a SiC power353
MOSFET is given. As made clear by the reported results,354
two separate phenomena might happen when a device fails.355
Fig. 18. ID , VGS, IG waveforms for a 100-µs pulse test.
It is convenient to indicate them as failure mode I and 356
failure mode II. 357
In the first type, the device experiences a destructive mech- 358
anism due to exponential rise in drain current subsequent to 359
thermal runaway triggering. The second type failure, on the 360
other hand, involves the degradation of the gate structure, with 361
subsequent inability to turn the device ON, which is why it 362
could be considered a soft failure. 363
Both are regulated by the temperature increase inside the 364
device, and more precisely by its growth rate. 365
The concept can be better clarified with the aid of Fig. 19. 366
It is useful to define two temperature values: 367
1) TDEG, when surface degradation occurs; 368
2) TTH_RNW, when thermal runaway takes place. 369
The value at which top-layer materials get corrupted is 370
related to the temperature at which melting or change in 371
properties happens in passivation and metallization layers, and 372
it is obviously lower than the triggering point of thermal 373
runaway. 374
Temperature rise is, of course, related to the amount of 375
power that a device is subjected to, and therefore to the 376
applied voltage. When the power applied is low, temperature 377
has slow dynamics and might reach TDEG, but it cannot reach 378
TTH_RNW. If the surface is exposed to TDEG for sufficient time, 379
permanent damage occurs [Fig. 19(b), failure mode II]. The 380
gate/source structure is compromised, and therefore the device 381
loses partially or totally its ability to conduct current. 382
On the other hand, a higher power leads to a prompt temper- 383
ature increase. It suddenly reaches TTH_RNW; a large amount 384
of carriers are then generated, and the leakage current reaches 385
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Fig. 19. Interpretation of two types of failure.
a value at which thermal runaway is activated. Drain current386
rises uncontrollably and the device blows up (failure mode I).
AQ:9
387
In this case, the time duration for which the deviceAQ:10 388
TABLE I
ARORA MOBILITY MODEL PARAMETERS
remains at TDEG is not enough for the surface to be fully 389
damaged [Fig. 19(a)]. 390
Under all other conditions, for a moderate applied power, 391
the failure is regulated by the time needed to degrade the 392
device and the one needed to reach the thermal runaway point. 393
When the former is higher, even if the temperature has a value 394
able to produce detrimental degradation, thermal runaway is 395
the predominant mechanism. 396
V. CONCLUSION 397
In this paper, interpretation of SC failure event of SiC Power 398
MOSFETs has been given. The aim is to define the limits of 399
their SC capability. 400
Thanks to the investigation of experimental data, two differ- 401
ent failure dynamics have been identified. The first is related to 402
thermal runaway induced by the high value of leakage current. 403
Gate–source shorting due to breakup of top layers is the second AQ:11404
failure mechanism observed. Which one occurs depends on 405
the power the device has to dissipate (i.e., by the bus voltage) 406
which affects the temperature rise time. 407
Thanks to numerical simulations, it has been possible to 408
carry out an in-depth analysis of the physics involved in those 409
phenomena. 410
It is then possible to state that the SC withstanding capabil- 411
ity of SiC power MOSFETs is limited by the heat generated 412
inside the structure, specifically in the JFET region. 413
Even though one of the most marked properties of SiC is 414
the material’s higher thermal conductivity, SiC devices have 415
usually reduced volume compared to the same rated silicon 416
devices. It results in extremely high temperature increase, 417
which drastically reduces the device SC ruggedness. 418
APPENDIX 419
In Section II-A, the structure implemented was reported, 420
along with the geometrical dimensions [Fig. 1(a)]. 421
As explained, numerical parameters were calibrated to fit the 422
static ID–VGS curves of a commercial device and to reproduce 423
the same behavior observed experimentally during SC. Among 424
all, mobility and interface traps play a key role. 425
Channel mobility was modeled using the Arora model 426
implemented in the simulator [37], whose parameters for elec- 427
trons were chosen during the calibration procedure (Table I), 428
and its analytical expressions are 429
µArora = µmin +
µd
1+ (ND/N0)A∗
(A.1) 430
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TABLE II
INTERFACE DEFECT PARAMETERS
with431
µmin = Amin
(
T
300 K
)αm
, µd = Ad
(
T
300 K
)αd
(A.2)432
N0 = AN
(
T
300 K
)αN
, A∗ = Aa
(
T
300 K
)αa
. (A.3)433
In addition, both positive fixed charges QF and acceptor-434
type traps Q A were introduced at the SiO2/SiC interface. Traps435
were described with a uniform energy distribution [37]436
E0 − 0.5ES < E < E0 + 0.5ES (A.4)437
where E0 is the center of the energy distribution from the438
conduction band level EC . Table II reports the used numeric439
values.440
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